UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer atharbaig
Observer
166 Views
Registered: ‎09-13-2017

Single axi4lite IP mapped on two different addresses

My axi4 lite based IP appears to be mapped on two different addresses when i use auto connect option. Here are the tcl console outputs. 

startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/sys_ps7/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/sys_ps7/FCLK_CLK0 (100 MHz)} Master {/sys_ps7/M_AXI_GP0} Slave {/HDL_DUT_ip_0/AXI4_Lite} intc_ip {/axi_cpu_interconnect} master_apm {0}}  [get_bd_intf_pins HDL_DUT_ip_0/AXI4_Lite]
Slave segment </HDL_DUT_ip_0/AXI4_Lite/reg0> is being mapped into address space </sys_ps7/Data> at <0x7FFF_8000 [ 32K ]>
Slave segment </HDL_DUT_ip_0/AXI4_Lite/reg0> is being mapped into address space </sys_ps7/Data> at <0x8000_0000 [ 32K ]>
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/sys_ps7/FCLK_CLK0 (100 MHz)" }  [get_bd_pins HDL_DUT_ip_0/IPCORE_CLK]
endgroup

Can u help me why is this happening and what can i do to prevent it. thanks

I'm using vivado 2019.1

0 Kudos