UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Participant eldrick
Participant
406 Views
Registered: ‎07-24-2018

Stalls in Cyclic DMA to JESD204B TX

Jump to solution

I'm currently running an AXI DMA from PL DDR4 to a JESD204B IP Core configured for TX with an output of 245.76 MSPS (LMFS = 2441). My DMA is set up with Scatter-Gather in Cyclic Mode - in essence I'm transferring a signal stored in DDR4 in a looping manner. The signal output of my DAC (TI DAC38J84) however shows a few stalls between chunks of valid data that I suspect may be originating from the DMA. In my screen shots below, I seem to get 7.5 us of continuous data and a short 320-340 ns stall in between the chunks. What could be causing this stall in the output stream? 

 

 

lolze_3.png
lolze_4.png
0 Kudos
1 Solution

Accepted Solutions
Participant eldrick
Participant
326 Views
Registered: ‎07-24-2018

Re: Stalls in Cyclic DMA to JESD204B TX

Jump to solution
0 Kudos
1 Reply
Participant eldrick
Participant
327 Views
Registered: ‎07-24-2018

Re: Stalls in Cyclic DMA to JESD204B TX

Jump to solution
0 Kudos