UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
12-18-2018 01:40 AM
Hi,
I am using ZCU102 board. I am sending the data (data packet) from custom HLS IP to 10G High speed subsystem without using AXI DMA. I am able to monitor the data in Wireshark but i want to measure the performance of the design. So, i have added Axi Performance monitor IP`s block into our design.
The platform used for Performance monitor is XSDK. While compiling the XSDK, the performance count of each read and write axis its showing "zero". Please anyone guide me how to implement the design with Axi Performance monitor.
I have attached the screenshot what we tried.
12-21-2018 03:03 AM
Hi,
If you find the answer please let me know.
Thanks
01-10-2019 01:12 PM
Hi @thaus_015,
Neither of the slots on axi_perf_mon_0 are hooked up to an AXI4Lite interface in the block diagam. The AXI Performance Monitor does not have anything to monitor, so the 0 counts are expected.
Regards,
Deanna