UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor noahcshn
Visitor
117 Views
Registered: ‎11-13-2019

an error for the axis "tdest" signal

When I use the vfifo architecture to receive two data stream by axis bus to ddr, and then get it back from ddr to two different peripheral IPs. I intend to use the tdest signal to give the destination of the two streams. But when I generate the output product, the vivado remind me that there are two errors which is alternatively presence:

BD41-1273: error running post_propagate TCL procedure: The application has run out of memory::xilinx.com_ip_interconnect_2.1::post_propagate line 13.

BD41-1273: error running post_propagate TCL procedure: The key 'dest' not known in the dictionary. axis_resolve Line 111

Asking for a solution for this problem.

0 Kudos