UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

About Our Community

Welocome to Xilinx Community Forums

A board to discuss topics on general Xilinx products and applications. FAQ and Help---

I am new to Xilinx User Community.

In This Category

General Technical Discussion

Discuss new Xilinx products, applications, and solutions. If you have a technical inquiry please search our community or browse our technical categories such as Programmable Devices or Embedded Solutions.

Welcome & Join

New to the Community? Get started by checking out our community guidelines and introduce yourself to the community.

Announcements

Latest announcements, new features, and usage.

Category Activity

Post a Question

ExpansionError during parsing during a build by florentw Moderator in General Technical Discussion 53m ago 0 0	0	0
Community Forums 2018 redesign feedback by stacias Administrator in Announcements an hour ago 0 33	0	33
Need to reset a password by nheft_l3t Newbie in Welcome & Join 2 hours ago 0 6	0	6
verify and validate design/results on the actual FPGA board by florentw Moderator in General Technical Discussion yesterday 0 0	0	0
Area, Power and Delay results: Synopsys vs Xilinx ISE by florentw Moderator in General Technical Discussion yesterday 0 0	0	0
How can I use dma to/from memory from/to uart? by florentw Moderator in General Technical Discussion yesterday 0 0	0	0
Output jitter. Excluding PLL by florentw Moderator in General Technical Discussion yesterday 0 0	0	0
How to report a bug to Xilinx ? by bitalyze Visitor in General Technical Discussion yesterday 0 13	0	13
[HELP] Failed export compliance verification by azizisma10 Visitor in Welcome & Join Saturday 0 1	0	1
Cool blue by bassman59 Historian in Announcements Friday 1 15	1	15