We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
Within our FPGA and SoC designs we create many exciting applications from machine learning, to image and signal processing and industrial control.
However, without the ability to correctly power our devices we will not be able to run our FPGA and SoC-based applications. Modern FPGA and SoC are complex devices requiring low voltage rails at high currents, for the power designer there are several challenges in delivering these voltages within the tight tolerances at high current demands.
The solution to these challenges is to use PMICs or power management ICs such as the IRPS5401 and IRPS5401 that you will find on the Ultra96v2 boards.
SoCs are becoming more heterogeneous, with multiple CPU clusters and special-purpose accelerators. As a result, asymmetric multiprocessor (AMP) systems need to be able to run different operating environments side-by-side on the same device. Until now, however, there has been no standard shared memory scheme for the configuration and interaction between these environments. By creating standards and open source frameworks, the OpenAMP project simplifies the creation of these mixed systems. Becoming a Linaro Community Project enables a more formal collaborative approach to driving much needed standardization.