UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer marrirohit
Observer
7,236 Views
Registered: ‎10-29-2012

require help in understanding Power modes in SATA 3.0

Hello all,

            I'm a student working on sata controller and while studying about the power modes I got stuck at a point. In the device side and in AHCI spec there was an condition " if Resume from Power modes failed" how can a Logic designer know that power resume was failed. When we enter into powerless we consider whether a COMWAKE signal is received from other side or power mode request has been negated from upper layers. Please help me.

0 Kudos
Reply
1 Reply
Scholar austin
Scholar
7,227 Views
Registered: ‎02-27-2008

Re: require help in understanding Power modes in SATA 3.0

post once. wait!

Austin Lesea
Principal Engineer
Xilinx San Jose
0 Kudos
Reply