UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Reply
Newbie
Posts: 2
Registered: ‎08-03-2008

How to display "Total Equivalent Gate Count for Design" in Design Summary?

[ Edited ]

Hi,

 

Im new to ISE. 

 

I wanna know the estimated gate count of my design, but I didnt find this term in the Design Summary.

 

Wht should i do to make it appear in the Design summary?

 

Thx 4 ur help`~

 

 

 

p.s. Im using ISE 10.1.01

Message Edited by snakyfactory on 10-21-2008 02:29 AM
Xilinx Employee
Posts: 2,502
Registered: ‎08-13-2007

Re: How to display "Total Equivalent Gate Count for Design" in Design Summary?

The equivalent gate count metric in the mapper report (which was only really a gross simplification) has been removed in 10.1.

 

Some of these details are outlined in previous discussions here.

http://forums.xilinx.com/xlnx/board/message?board.id=OTHER&message.id=162

http://forums.xilinx.com/xlnx/board/message?board.id=ISE&message.id=2988
http://forums.xilinx.com/xlnx/board/message?board.id=GenDis&message.id=551

 

Cheers,

bt