UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Reply

RAM_PERFORMANCE parameter in xilinx SDP RTL template

Accepted Solution Solved
Explorer
Posts: 174
Registered: ‎08-31-2017
Accepted Solution

RAM_PERFORMANCE parameter in xilinx SDP RTL template

Hi, 

 

 In Tools-->Language Templates, it has RTL template for xilinx  simple Dual Port Single Clock RAM with Byte-Write. It has one parameter RAM_PERFORMANCE which can be either HIGH_PERFORMANCE or LOW_LATENCY. However, I don't find where it defines among doc or forum. Thus, I need your help to guide what they are.

 

All the best,

Nan-Sheng


Accepted Solutions
Moderator
Posts: 3,327
Registered: ‎11-09-2015

Re: RAM_PERFORMANCE parameter in xilinx SDP RTL template

[ Edited ]

Hi @nanson,

 

This parameter is just for to configure if you are using a register at the output of the memory. If yes, you add one clock of latency but you can go at higher frequency.

 

Check UG473, optional output Registers:

memory.PNG

 

Hope that helps,

 

Regards,

 

Florent
Product Application Engineer - Xilinx Technical Support EMEA
------------------------------------------------------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.

View solution in original post


All Replies
Highlighted
Explorer
Posts: 174
Registered: ‎08-31-2017

Re: RAM_PERFORMANCE parameter in xilinx SDP RTL template

 

 Does anyone ever use the RTL template of BRAM inference provided by Vivado ? How do you configure the parameter ? Thanks

Moderator
Posts: 3,327
Registered: ‎11-09-2015

Re: RAM_PERFORMANCE parameter in xilinx SDP RTL template

[ Edited ]

Hi @nanson,

 

This parameter is just for to configure if you are using a register at the output of the memory. If yes, you add one clock of latency but you can go at higher frequency.

 

Check UG473, optional output Registers:

memory.PNG

 

Hope that helps,

 

Regards,

 

Florent
Product Application Engineer - Xilinx Technical Support EMEA
------------------------------------------------------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.