UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
214 Views
Registered: ‎11-08-2017

TX & RX FIFO for Ethernet Packets -> which is most suitable?

Hi All,

I need to implement the RX & TX FIFOs, which should hold the Ethernet packets (queue of packets) and be read by Zynq/uBlaze. 

The FIFOs should be able to hold up to 10 Ethernet packets of ~1.5KB each one. The Ethernet is 10GB one. 

What FIFOs are most suitable for this purpose (AXI Streaming FIFOs, etc)? Should DMA be involved in the reading the FIFOs? 

Could the Zynq MAC DMA be involved to read FIFOs, which are implemented in the Programmable portion of FPGA? How? 

Could the uBlaze be fast enough in order to read the FIFOs?

Thank you!

 

0 Kudos