UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Contributor
Contributor
398 Views
Registered: ‎07-12-2012

True Dual Ported Asymmetric BRAM issue

Hi,

I would like to implement True dual port RAM with width 4 bits and address 15 bit. The issue i am facing is i am seeing everything fine when i use PORT A, but for any read operation i do on PORT B i read all "0000"s, also i dont know whether the write on PORTB is working or not.

Need help.

 

Thanks

Praveen

0 Kudos
1 Reply
Moderator
Moderator
341 Views
Registered: ‎08-08-2017

Re: True Dual Ported Asymmetric BRAM issue

Hi @praveengoyal

I am owning the SR .The design file for this issue is attached.

Pramod Thakare

-------------------------------------------------------------------------------------------------------------------------------
Reply if you have any queries, give kudos and accept as solution
-------------------------------------------------------------------------------------------------------------------------------
0 Kudos