UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
356 Views
Registered: ‎07-10-2013

UltraRAM Reset Behavior

UG573 (v1.9) indicates on p.104 regarding the UltraRAM RST_ inputs that "In synchronous reset mode, which is the default, all output flip-flops and latches are synchronously reset to “0”."

Clarification is needed, when the OREG_A and OREG_ECC_A (or OREG_B and OREG_ECC_B) attributes are set to false so that read data is being produced asynchronously, that the above-cited reset behavior (e.g., data outputs being forced low) does in fact occur, given that no output flipflops or latches are in the picture (per Fig. 2-3 on p.97).

Tags (1)
0 Kudos
1 Reply
Contributor
Contributor
305 Views
Registered: ‎05-27-2008

Re: UltraRAM Reset Behavior

Good question!

If OREG_ attributes are set to false, what effect do the RST_ inputs have? Is the data output unknown or based on the last access? 

jd
0 Kudos