UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Reply

Viterbi Decoder IP connection

Highlighted
Visitor
Posts: 3
Registered: ‎07-18-2016

Viterbi Decoder IP connection

Hi everyone,

 

I am pretty new at FPGA design so I am sorry if I'm asking a rather silly question. I've been playing around in Vivado and I wanted to incorporate the Xilinx Viterbi Decoder IP core into my ZedBoard basic design. But I'm not quite sure how. Should I create a port directly that would be input and output of the decoder? If that is so, I have no use of the other cores in the base design? And I am confused about DSTAT input and output interface, how to connect it. Thank you in advance for help!