cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Anonymous
Not applicable
5,724 Views

Reverse Engineer IOSTANDARDS?

Is it possible to determine the IOSTANDARD settings either from the device or from the jed file? I archived my ,v files but did not archive the .ucf file. I need to determine the IOSTANDARD used for an old release. Thanks

0 Kudos
5 Replies
Highlighted
Xilinx Employee
Xilinx Employee
5,711 Views
Registered: ‎07-31-2012

Hi,

 

Do you have the ncd and pcf files of the design which was implemented with the ucf?

 

In such a case you should be able to observe the IOSTANDARD from the PlanAhead tool. Open the ncd and pcf files using the PlanAhead tool and checkf for the particular pin's properties as shown in the figure below.

 

Thanks,

Anirudh

Thanks,
Anirudh

PS: Please MARK this as an answer in case it helped resolve your query.Give kudos in case the post guided you to a solution.
2.PNG
0 Kudos
Highlighted
Anonymous
Not applicable
5,702 Views

Unfortunately I only archived the source (.v) files and the .jed output file.

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
5,682 Views
Registered: ‎07-30-2007

What family of CPLD?

For the 9500XL and XPLA3 family I believe the IOSTANDARD setting was only used for timing analysis and didn't physically enable/disable a particular input/output buffer. (This not the case for CoolRunner-II).

 

/Arthur

0 Kudos
Highlighted
Anonymous
Not applicable
5,667 Views

Sorry, I got off on another project for a while.

It's cool runner. XC2C128.

Seems like there would be bits at  a certain address in the output file, if we just knew what the address was.

Thanks

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
5,662 Views
Registered: ‎07-30-2007

This should be doable. 

Open a webcase and include all information that you have (verilog file, and pinout, and the pins in question).

 

As long as you clarify that you're not looking to reverse engineer the design (which is not possible) but you are specifically looking for IO configuration settings in the Jedec file, they should be able to help you. If you are vague and just say that you want to reverse engineer the design, they will just say it can't be done.

 

Post here you run into trouble, I'm watching this thread.

/Arthur

0 Kudos