UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor aniltirli
Visitor
366 Views
Registered: ‎12-23-2018

Partial Reconfiguration

Jump to solution

Hi,

If i create two or more partial reconfigurable block in the floorplanning in Vivado with same physical size and including same FPGA resources. Will the generated bit files describe the two regions in the same way? Can i load the same configuration to the two partial regions even if a configuration synthesised and implemented for one region in Vivado ?

Thanks in advance,

0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
294 Views
Registered: ‎08-10-2008

回复: Partial Reconfiguration

Jump to solution

No you cannot do this.

The two regions actually have different coordinates, and the partial bitstreams generated will identify the coordinates.

------------------------------------------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
---------------------------------------------------------------------------------------------------------
1 Reply
Xilinx Employee
Xilinx Employee
295 Views
Registered: ‎08-10-2008

回复: Partial Reconfiguration

Jump to solution

No you cannot do this.

The two regions actually have different coordinates, and the partial bitstreams generated will identify the coordinates.

------------------------------------------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
---------------------------------------------------------------------------------------------------------