UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
851 Views
Registered: ‎04-26-2018

DSP48 Core Pattern Detection

Hello, I'm using the DSP48 IP cores to instantiate these slices for a design related to wave digital filters. My problem is that I need to detect overflow at the output of the core, but I can't find a way of enabling the PATTERNDETECT output signal from the IP core. Can someone help me with this.?

Thanks!

0 Kudos
1 Reply
Scholar jmcclusk
Scholar
799 Views
Registered: ‎02-24-2014

Re: DSP48 Core Pattern Detection

Your simplest solution is to instantiate the DSP48E1 (or DPS48E2) primitive element.  You can find a template in the "Language Templates" in your favorite language (verilog/vhdl) for your device.   You will have full control over all features of the block this way.

Don't forget to close a thread when possible by accepting a post as a solution.
0 Kudos