UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
238 Views
Registered: ‎02-07-2019

floating point IP logicore: accumulator

How to use floating point accumulator ip core

0 Kudos
3 Replies
Moderator
Moderator
213 Views
Registered: ‎05-02-2017

Re: floating point IP logicore: accumulator

 

hi @creationrgukt123 ,

 

Floating Point only generate the demo_tb testbench which you can add in your project which can help you to simulate the core. Example design for this core is not available so you can't generate it . 

In the product there are some example on this core which can help you to create your own testbench . 

https://www.xilinx.com/support/documentation/ip_documentation/floating_point/v7_0/pg060-floating-point.pdf

The demo testbench only available for VHDL user as product guide mentioned

Regards
Chandra sekhar
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if solution provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos
198 Views
Registered: ‎02-07-2019

Re: floating point IP logicore: accumulator

sir actually i want to add an array of floating point values and store it in single register using floating point accumulator. But i am unable to understand some terms like t_last signal .
0 Kudos
Xilinx Employee
Xilinx Employee
64 Views
Registered: ‎09-18-2018

Re: floating point IP logicore: accumulator

Hi @creationrgukt123 

The Tlast signal, Tvalid and Tready signals are part of the AXI-Streaming protocol. Please refer to the UG761 and the references provided in it to understand more about the use of AXI-Stream protocol.

0 Kudos