UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Reply

ZCU102, Zynq MPSoC DisplayPort clocking

Accepted Solution Solved
Scholar
Posts: 1,174
Registered: ‎11-09-2013
Accepted Solution

ZCU102, Zynq MPSoC DisplayPort clocking

trying again with more specific problem, ZCU102 TRD uses si570 as DP clock in devicetree, this clock is not used in hardware but it can not be removed from devicetree, so what is the solution?

 

if we wand the si570 to be use for other clock then DP, how should we then decribe Xilinx DP DRM in devicetree?

 

DP itself works, both in 1 lane and 2 lane configurations, pretty cool


Accepted Solutions
Scholar
Posts: 1,174
Registered: ‎11-09-2013

Re: ZCU102, Zynq MPSoC DisplayPort clocking

problem identified workaround implemented.

 

waiting for the FIX, 2016.3 ? or 2016.4 well need wait and hope..

View solution in original post


All Replies
Scholar
Posts: 1,174
Registered: ‎11-09-2013

Re: ZCU102, Zynq MPSoC DisplayPort clocking

Partially solved, we have succesfully removed si570 entry from devicetree and still have picture on DisplayPort monitor

Scholar
Posts: 1,174
Registered: ‎11-09-2013

Re: ZCU102, Zynq MPSoC DisplayPort clocking

problem identified workaround implemented.

 

waiting for the FIX, 2016.3 ? or 2016.4 well need wait and hope..