UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
08-06-2013 03:46 AM
Hi all,
using Planahead 14.6 64-bit and the Clocking Wizard v3.6. The SCM primatives guide (UG799) up to version 14.5 show inverted outputs for each clock of an MMCME2_ADV primative yet they aren't accesible via a wizard generated MMCM or even mentioned as ports in the 7 series clocking guide??
Is this a wizard bug?
cheers
Sean
08-06-2013 04:22 AM
UPDATE:
The inverted clocks do indeed exist - they just aren't made accecible via the clocking wizard for some reason??
Solution1: Manually connect the 'unused' <CLKOUTnB> lines outside the editor in the generated .vhd file. Most likely will be overriden whenever the core is modified.
Solution2: Manually instantiate the MMCME2_ADV core - means getting the generic values from the wizard first or manually calculating them.
Both not great solutions.
08-06-2013 04:22 AM
UPDATE:
The inverted clocks do indeed exist - they just aren't made accecible via the clocking wizard for some reason??
Solution1: Manually connect the 'unused' <CLKOUTnB> lines outside the editor in the generated .vhd file. Most likely will be overriden whenever the core is modified.
Solution2: Manually instantiate the MMCME2_ADV core - means getting the generic values from the wizard first or manually calculating them.
Both not great solutions.