UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor naveen_s
Visitor
596 Views
Registered: ‎04-13-2016

Combination Logic Validation failed in Block design

Hi All,

 

        I have designed a custom multiplex logic in RTL and created a IP out of it. When I tried adding that IP to block design and validate it throws the following error. 

 

 [BD 41-967] AXI Interface Pin /FER_0/ONE_F1_m1_axi_rx is not associated to any clock pin. it may not work correctly.

 

 More details are given in the Screen shot attached. PFA

 

Regards

Naveen S

 

       

 

 

Capture_Xilinx.PNG
0 Kudos
3 Replies
Moderator
Moderator
587 Views
Registered: ‎01-16-2013

Re: Combination Logic Validation failed in Block design

@naveen_s,

 

From the error message it looks like m1_axi_rx interface of your custom IP doesn't have a clock interface defined. Please note that it is mandatory to associate/define a clock & reset for any AXI interface.

 

Edit m1_axi_rx interface in IP packager and define the associated clocks to over come the warning. 

 

--Syed

---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.

Did you check our new quick reference timing closure guide (UG1292)?
---------------------------------------------------------------------------------------------
0 Kudos
Scholar watari
Scholar
585 Views
Registered: ‎06-16-2013

Re: Combination Logic Validation failed in Block design

Hi @naveen_s

 

AXI interface is required at least one clock port.

So, vivado said "[BD 41-967] AXI Interface Pin /FER_0/ONE_F1_m1_axi_rx is not associated to any clock pin. it may not work correctly."

 

Would you refer AXI interface specification, if you want to know detail ?

 

Best regards,

 

0 Kudos
Moderator
Moderator
536 Views
Registered: ‎06-14-2010

Re: Combination Logic Validation failed in Block design

Hello @naveen_s,

 

This topic is still open and is waiting for you.

 

If your question is answered and/or your issue is solved, please mark a response that resolved your issue, as Accepted Solution (more info on this can be found here: https://forums.xilinx.com/t5/help/faqpage/faq-category-id/solutions#solutions). This way, the topic can be completed then. 

 

If this is not solved/answered, please reply in the thread.

 

Thanks in advance and have a great day.

Kind Regards,
Anatoli Curran,
Xilinx Technical Support
-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos