UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
168 Views
Registered: ‎05-16-2014

Create HDL Wrapper - Differential Signals are std_logic_vector. Want std_logic.

Jump to solution

When I Create an HDL Wrapper the "differential" signals are created as:

std_logic_vector(0 downto 0);

 

Is there any way to have them created as std_logic?

 

Thanks,

Swimteam

0 Kudos
1 Solution

Accepted Solutions
Explorer
Explorer
137 Views
Registered: ‎05-16-2014

Re: Create HDL Wrapper - Differential Signals are std_logic_vector. Want std_logic.

Jump to solution

What if found was when instantiating the wrapper use the syntax:

refclk_p(0) => refclk;

where refclk is a std_logic;   No problems with this. I think this is better than editing the wrapper file and changing all std_logic_vectors to std_logic.

 

Swimteam

 

 

0 Kudos
3 Replies
Explorer
Explorer
148 Views
Registered: ‎03-17-2011

Re: Create HDL Wrapper - Differential Signals are std_logic_vector. Want std_logic.

Jump to solution

You can create an HDL wrapper of the generated wrapper and add it to your project source files.

--Sebastien
0 Kudos
Scholar drjohnsmith
Scholar
142 Views
Registered: ‎07-09-2009

Re: Create HDL Wrapper - Differential Signals are std_logic_vector. Want std_logic.

Jump to solution

the tools are 'generic' / macro driven,

     and evidently, Xilinx are not very hot at VHDL, as they use Verilog for most things.

So the tools generate a std_logic_vector( X-1 downto 0 )

    and if X is 1, for a single bit, the tools make std_logic_vector( 0 downto 0)

 

Its a real pain. thing slike fifos that we use a lot, have single pins that are std_logic( 0 downto 0)

 

So you end up doing a lot of fred <= fred_slv;

 

where fred is std_logic and fred_slv is std_logic_vector( 0 downto  0)

 

If your using VHDL 2008, it might be worth trying type casting std_logic( fred_slv), neve rtrie dit , but its a thought

 

dont hold breath for xilxin to improve the IP, we have been on at them for decades, litraly since before ISE,

 

 

<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
0 Kudos
Explorer
Explorer
138 Views
Registered: ‎05-16-2014

Re: Create HDL Wrapper - Differential Signals are std_logic_vector. Want std_logic.

Jump to solution

What if found was when instantiating the wrapper use the syntax:

refclk_p(0) => refclk;

where refclk is a std_logic;   No problems with this. I think this is better than editing the wrapper file and changing all std_logic_vectors to std_logic.

 

Swimteam

 

 

0 Kudos