cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
bfung
Explorer
Explorer
472 Views
Registered: ‎03-27-2017

Difference between generating OOC per IP vs. per block design

Jump to solution

I'm wondering what the differences are between generating output products OOC per IP vs. per block design?

Additionally, when working with block designs, what is the most correct (and safest) way to re-synthesize IP when changes in one IP affect the settings of another IP? How should I ensure that after making block design (IP) changes that ALL changes are safely propagated through before synthesis and PAR?

Tags (4)
0 Kudos
Reply
1 Solution

Accepted Solutions
syedz
Moderator
Moderator
450 Views
Registered: ‎01-16-2013

@bfung 

 

Check topic "Using the Generate Output Products Dialog Box" on page 104 in below user guide:

https://www.xilinx.com/content/dam/xilinx/support/documentation/sw_manuals/xilinx2019_2/ug994-vivado-ip-subsystems.pdf#page=104 

 

--Syed

---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.

Did you check our new quick reference timing closure guide (UG1292)?
---------------------------------------------------------------------------------------------

View solution in original post

1 Reply
syedz
Moderator
Moderator
451 Views
Registered: ‎01-16-2013

@bfung 

 

Check topic "Using the Generate Output Products Dialog Box" on page 104 in below user guide:

https://www.xilinx.com/content/dam/xilinx/support/documentation/sw_manuals/xilinx2019_2/ug994-vivado-ip-subsystems.pdf#page=104 

 

--Syed

---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.

Did you check our new quick reference timing closure guide (UG1292)?
---------------------------------------------------------------------------------------------

View solution in original post