UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
1,035 Views
Registered: ‎11-27-2010

Error: - FREQ_HZ does not match between [vivado 2018.3]

Hi,

   1. Compiling and working project in 2017.4 migrated to vivado 2018.3 and i see build error.

    2.  [BD 41-238] Port/Pin property FREQ_HZ does not match between /axi_ethernet_0/ref_clk(50000000.0) and /sys_ps8/pl_clk3(49999500)

 

Things which i tried

1. changing the DPLL to IOPLL for pl_clk3, still the error persists.

2. changed the PROPERTIES of ref_clk of ethernet to match 49999500.0, still it fails.

3. could not find any AR on this.

 

plz let me know,

 

Thanks

 

xilinx_error.jpg
0 Kudos
5 Replies
Observer gclark
Observer
857 Views
Registered: ‎07-11-2018

Re: Error: - FREQ_HZ does not match between [vivado 2018.3]

I'm experiencing the same frequency mismatch error in 2018.3 using the axi_etherrnet IP. (50.0000MHz vs 49.9995MHz)

Is there a way around this, shy of creating and packaging the internal components of axi_ethernet {mac, eth_buf, pcs_pma, etc} and re-specifying the clock to match?

Also, it looks like this clock is specified as DRP Clock Frequency within the pcs_pma. It shows that a valid range is between 6.25-62.5MHz when using 1Gb/s. Can clock constraints include a range of frequencies so that [BD 41-238] errors do not occur when the frequency is not strict?

0 Kudos
Scholar jg_bds
Scholar
837 Views
Registered: ‎02-01-2013

Re: Error: - FREQ_HZ does not match between [vivado 2018.3]

 

Stupid 2018.3 rounding errors. They're popping-up all over the place.

Try tweaking your Zynq+ clocks.

How many 3's do you have? 

2019-02-13_20-14-52.jpg

That's not a lot of precision, and makes the rounding errors worse:

2019-02-13_20-14-23.jpg

The more (3's), the merrier:

2019-02-13_20-06-29.jpg

That might be enough to get you one, nice round-number PLL to use:

2019-02-13_20-13-04.jpg

 

-Joe G.

 

Highlighted
Adventurer
Adventurer
814 Views
Registered: ‎11-27-2010

Re: Error: - FREQ_HZ does not match between [vivado 2018.3]

Hi,

Local FAE provided us with new axi ethernet ip blocks, which fixed the issue

 

Thanks

0 Kudos
Observer gclark
Observer
800 Views
Registered: ‎07-11-2018

Re: Error: - FREQ_HZ does not match between [vivado 2018.3]

Thanks jg_bds, increasing the divisor precision (more 3s to the right of the decimal point) did work for me!

0 Kudos
Observer gclark
Observer
772 Views
Registered: ‎07-11-2018

Re: Error: - FREQ_HZ does not match between [vivado 2018.3]

If I could, I'd kudos to jg_bds - it was very helpful and timely!

0 Kudos