UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer cgiard_av
Observer
2,748 Views
Registered: ‎06-04-2013

Error generated from encrypted envelope

There is some IP generated with Vivado 2013 which report an encryption issue.  We have been working with the version generated by Vivado 2013 without any issue so far and we don’t want to change that so updating those IP is not an option. 

 

You’ll find an encrypted IP attached to this e-mail.

 

Here is the message generate by Vivado 2017.3:

 

 

---------------------------------------------------------------------------------

Finished RTL Elaboration : Time (s): cpu = 00:03:57 ; elapsed = 00:04:46 . Memory (MB): peak = 2677.957 ; gain = 917.656 ; free physical = 7472 ; free virtual = 34713

---------------------------------------------------------------------------------

RTL Elaboration failed

INFO: [Common 17-83] Releasing license: Synthesis

169 Infos, 59 Warnings, 2 Critical Warnings and 20 Errors encountered.

synth_design failed

                #HD: Parsing log file "./Synth/plethora_tx_pinout_b_e/plethora_tx_pinout_b_e_synth_design.rds":

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/blk_mem_gen_v8_0/blk_mem_min_area_pkg.vhd:111]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/blk_mem_gen_v8_0/blk_mem_min_area_pkg.vhd:111]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:494]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:494]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:493]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:493]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:379]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:379]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:259]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:259]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:198]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:198]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/fifo_generator_v11_0/ramfifo/memory.vhd:163]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/fifo_generator_v11_0/ramfifo/memory.vhd:163]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd:254]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd:254]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/fifo_generator_v11_0/fifo_generator_top.vhd:217]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/fifo_generator_v11_0/fifo_generator_top.vhd:217]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:615]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:615]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/fifo_generator_v11_0/fifo_generator_v11_0.vhd:597]

ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_async_fifo_d8_a4/fifo_generator_v11_0/fifo_generator_v11_0.vhd:597]

ERROR: [Synth 8-285] failed synthesizing module 'xilinx_sync_fifo_d72_a9_FFT' [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_sync_fifo_d72_a9_FFT/synth/xilinx_sync_fifo_d72_a9_FFT.vhd:77]

ERROR: [Synth 8-285] failed synthesizing module 'xilinx_sync_fifo_d72_a9_FFT' [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/cores_xilinx/xilinx_sync_fifo_d72_a9_FFT/synth/xilinx_sync_fifo_d72_a9_FFT.vhd:77]

ERROR: [Synth 8-285] failed synthesizing module 'apto_sync_fifo' [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/source/apto_sync_fifo/apto_sync_fifo.vhd:54]

ERROR: [Synth 8-285] failed synthesizing module 'apto_sync_fifo' [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/common/source/apto_sync_fifo/apto_sync_fifo.vhd:54]

ERROR: [Synth 8-285] failed synthesizing module 'net_frame_buffer_ct_e' [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/lib_net_aptovision/source/net_frame_buffer_ct_e.vhd:75]

ERROR: [Synth 8-285] failed synthesizing module 'net_frame_buffer_ct_e' [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/lib_net_aptovision/source/net_frame_buffer_ct_e.vhd:75]

ERROR: [Synth 8-285] failed synthesizing module 'net_frame_buffer_e' [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/lib_net_aptovision/source/net_frame_buffer_e.vhd:77]

ERROR: [Synth 8-285] failed synthesizing module 'net_frame_buffer_e' [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/lib_net_aptovision/source/net_frame_buffer_e.vhd:77]

ERROR: [Synth 8-285] failed synthesizing module 'datapath_10g_tx_e' [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/lib_net_datapath_10g/source/datapath_10g_tx_e.vhd:105]

ERROR: [Synth 8-285] failed synthesizing module 'datapath_10g_tx_e' [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/lib_net_datapath_10g/source/datapath_10g_tx_e.vhd:105]

ERROR: [Synth 8-285] failed synthesizing module 'datapath_10g_e' [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/lib_net_datapath_10g/source/datapath_10g_e.vhd:153]

ERROR: [Synth 8-285] failed synthesizing module 'datapath_10g_e' [/app/dm/home/cbaribeau/project/vivado_2017_3/lib/lib_net_datapath_10g/source/datapath_10g_e.vhd:153]

ERROR: [Synth 8-285] failed synthesizing module 'plethora_tx_core_e' [/app/dm/home/cbaribeau/project/vivado_2017_3/source/plethora_tx_core_e.vhd:334]

ERROR: [Synth 8-285] failed synthesizing module 'plethora_tx_core_e' [/app/dm/home/cbaribeau/project/vivado_2017_3/source/plethora_tx_core_e.vhd:334]

ERROR: [Synth 8-285] failed synthesizing module 'plethora_tx_pinout_b_e' [/app/dm/home/cbaribeau/project/vivado_2017_3/source/plethora_tx_pinout_b_e.vhd:261]

ERROR: [Synth 8-285] failed synthesizing module 'plethora_tx_pinout_b_e' [/app/dm/home/cbaribeau/project/vivado_2017_3/source/plethora_tx_pinout_b_e.vhd:261]

 

 

#HD: ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details

 

Function run not found!!

%can't read "start_time": no such variable

INFO: [Common 17-206] Exiting Vivado at Wed Dec  6 14:03:22 2017...

0 Kudos
2 Replies
Moderator
Moderator
2,714 Views
Registered: ‎02-07-2008

Re: Error generated from encrypted envelope

@cgiard_av, this error can occur when the BMG IP is generated in older version of Vivado.

All of the BMG IP's (older than blk_mem_gen_v8_3) in the design should be upgraded to the current version to overcome the above error.

 

As such, one suggestion would be to make a copy of the project, upgrade just the BMG IP to the latest version in 2017.3 and see if that helps.

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Visitor w.hzhang86
Visitor
1,167 Views
Registered: ‎12-14-2018

Re: Error generated from encrypted envelope

I have the same issue:
 
I'm trying to get Spatial working with the latest aws-fpga. The F1 instance has the latest AMI 1.50 and Vivado 2018.2 installed.
For some reason, I have to base my design on the cl_dram_dma example from a previous aws-fpga commit. So first, I copied cl_dram_dma from the old aws-fpga branch and tried it within the new aws-fpga framework and the new Vivdado 2018.2. It works. Then, I ran my own design as before, but synthesizing stopped after a few minutes. Here's the error message I found in *.vivado.log file:
 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (28#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (29#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice' (30#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/synth/axi_register_slice.v:58]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/home/centos/src/project_data/aws-fpga/hdk/cl/examples/Hui_HelloSpatial_hw/build/src_post_encryption/cl_dram_dma.sv:1004]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/home/centos/src/project_data/aws-fpga/hdk/cl/examples/Hui_HelloSpatial_hw/build/src_post_encryption/cl_dma_pcis_slv.sv:16]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/home/centos/src/project_data/aws-fpga/hdk/cl/examples/Hui_HelloSpatial_hw/build/src_post_encryption/cl_dram_dma.sv:18]
 
I backtracked the log file and found the most recent WARNING to the error, not sure if it helps:
 
Running synth_design for cl_dram_dma /home/centos/src/project_data/aws-fpga/hdk/cl/examples/Hui_HelloSpatial_hw/build/scripts [Wed Feb 06 18:42:43 2019]
Command: synth_design -top cl_dram_dma -verilog_define XSDB_SLV_DIS -part xcvu9p-flgb2104-2-i -mode out_of_context -keep_equivalent_registers -flatten_hierarchy rebuilt -max_uram_cascade_height 1 -directive default
Starting synth_design
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Implementation target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/axi_register_slice_light.xci
/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/axi_register_slice.xci
/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/dest_register_slice.xci
/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/src_register_slice.xci
 
Do you have any clues of what the problem could be? Thanks
0 Kudos