cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Contributor
Contributor
564 Views
Registered: ‎07-26-2018

Error "port is not recognized"

Jump to solution

I'm trying to add module to the schematic I designed, but I got an error because of types.vhdl.

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

package types is

subtype pixel8 is std_logic_vector(7 downto 0); 

type frame_type is array(natural range <>) of pixel8

subtype frame9 is frame_type(0 to 8);

end types;

what can I do?

aaaasseee.JPG

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Moderator
Moderator
494 Views
Registered: ‎03-16-2017

Hi @fpgatr ,

>> "user defined" type which i defined, will runs on the card without any problems?

What do you mean by "will runs on the card" ? Please elaborate.

 

This limitation is for IP packaging only that top level ports are std_logic or std_logic_vector if you are using VHDL.

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.

View solution in original post

0 Kudos
4 Replies
Highlighted
Contributor
Contributor
547 Views
Registered: ‎07-26-2018

frame 9  defined in  the types library.

port.JPG

this is also complie order

orderrrrr.JPG

0 Kudos
Highlighted
Moderator
Moderator
515 Views
Registered: ‎03-16-2017

Hi @fpgatr ,

User defined type is not supported for top level ports .

As per UG 1118, - To ensure that the custom IP simulates properly when using VHDL, set the top-level ports to be std_logic or std_logic_vector. 

Check for more info. on it, page 11, Top-level HDL requirements . https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug1118-vivado-creating-packaging-custom-ip.pdf

 

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.
0 Kudos
Highlighted
Contributor
Contributor
505 Views
Registered: ‎07-26-2018

I did the "port mapping" manually. then I synthesized and gave no error. 

Does this mean that the "user defined" type , which i defined, will runs on the card without any problems?

oneee.JPG

0 Kudos
Highlighted
Moderator
Moderator
495 Views
Registered: ‎03-16-2017

Hi @fpgatr ,

>> "user defined" type which i defined, will runs on the card without any problems?

What do you mean by "will runs on the card" ? Please elaborate.

 

This limitation is for IP packaging only that top level ports are std_logic or std_logic_vector if you are using VHDL.

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.

View solution in original post

0 Kudos