UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
356 Views
Registered: ‎08-17-2018

External Port Organization

I am currently working on a project that involves a Zynq UltraScale+ part, XCZU2CG-2SFVC784I, and it has become apparent to me that the using the block diagram editor to integrate the PS and PL with external IO has the large potential of being painful.  Organization of these external IO's is already difficult and I don't even have a third of what needs to be implemented. 

 

I was curious to see what others have done for projects involving a large number of IO/External Ports in their block designs, or if others have simply abandoned the Block Diagrams.  If the latter is true, how difficult was it integrating PS and PL communication across the UltraScale+ platform?

0 Kudos
2 Replies
Explorer
Explorer
317 Views
Registered: ‎07-18-2018

Re: External Port Organization

What part of the flow is painful for connecting your external pins?

If something is repetitive, you can use TCL to automate parts of it.

 

 

0 Kudos
302 Views
Registered: ‎08-17-2018

Re: External Port Organization

That's something I have not thought of before, is there a reference for writing a TCL script that tailored toward Vivado's Block Diagram tools? 

The painful part involving all of these external pins in the block diagram would be the organization, having a tool like the block diagram seems ideal to provide an good visual for the designer.  Additionally, the block diagram would be something nice to show as a status/presentation but with all of these external pins and with the way they become cluttered quickly it doesn't seem like it would help for presenting some sort of progress.

 

Thank you.

0 Kudos