cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
7,093 Views
Registered: ‎12-30-2008

Forcing Out-Of-Context (OOC) IP modules to generate verilog in Vivado 2013.4

Hi,

      Is there a way to force an import Out-Of-Context (OOC) module to generate code in verilog, instead of vhdl, in Vivado 2013.4?

 

Regards,

 

Elvis Dowson

0 Kudos
4 Replies
Highlighted
Xilinx Employee
Xilinx Employee
7,083 Views
Registered: ‎09-20-2012

Re: Forcing Out-Of-Context (OOC) IP modules to generate verilog in Vivado 2013.4

Hi,

This depends on the project language setting. If it is set to verilog the ip products are geberated in verilog language.

Thanks,
Deepika.
Thanks,
Deepika.
--------------------------------------------------------------------------------------------
Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left)
0 Kudos
Highlighted
7,077 Views
Registered: ‎12-30-2008

Re: Forcing Out-Of-Context (OOC) IP modules to generate verilog in Vivado 2013.4

Hi,

     I have set the project settings to verilog, but Vivado 2013.4 generates vhdl code instead of verilog.

 

e.g. In my IP sources, I have an IP core called cf_ddsx_1. In the synthesis and simulation folders, instead of a verilog file cf_ddsx_1.v, a vhdl file cf_ddsx_1.vhdl is being generated.

 

Previously with the EDK-14.7, core generator used to generate *.ngc and *.v files.

 

Regards,

 

Elvis Dowson

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
7,070 Views
Registered: ‎09-20-2012

Re: Forcing Out-Of-Context (OOC) IP modules to generate verilog in Vivado 2013.4

Hi Elvis,

 

What is the IP core you were using?

 

Refer to product guide of that IP, to see in what language the output products will be generated.

 

Thanks,

Deepika.

Thanks,
Deepika.
--------------------------------------------------------------------------------------------
Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left)
0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
7,066 Views
Registered: ‎07-11-2011

Re: Forcing Out-Of-Context (OOC) IP modules to generate verilog in Vivado 2013.4

Hi

 

 

For this specific core as per below PG,  I think by default you will get VHDL behavioral models only.

 

http://www.xilinx.com/support/documentation/ip_documentation/dds_compiler/v6_0/pg141-dds-compiler.pd...

 

 

 

If you need verilog please try write_verilog TCL option on synthesized netlist, this will give you Verilog Structural netlist.

 

 

Follow up from below post

http://forums.xilinx.com/t5/Embedded-Processor-System-Design/Core-Generator-equivalent-for-Vivado-2013-4/m-p/395571#M10480

 

 

 

 

Regards

Vanitha.

---------------------------------------------------------------------------------------------
Please do google search before posting, you may find relavant information.
Mark the post - "Accept as solution" and give kudos if information provided is helpful and reply oriented
0 Kudos