When I try to use a handshaking module in a block diagram, the valid signal is on the input (left) side, the ready signal is on the output/right side.
I can't use verilog due to the complexity (like rings in the dataflow representation) of the block diagram.
Are there any fixes?
Thanks in advance!
Any tips? Perhaps there are specific signal names for this?