We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Registered: ‎10-03-2019

IP Interator referencing issue

ERROR: [filemgmt 56-190] Failed to uniquely resolve reference. Multiple different modules were found that match the name 'sync_pkt_rw_fifo_MxN'

Getting the above error in a block design where I have replicated a small block multiple times in a larger block design.

There is only one module named sync_pkt_rw_fifo_MxN, it is a verilog rtl module. It is instantiated multiple times in the original block design. There were no issues with build, synthesis, simulation of the original bd.


Vivado v2019.1 (64-bit) SW Build: 2552052 on Fri May 24 14:49:42 MDT 2019 IP Build: 2548770 on Fri May 24 18:01:18 MDT 2019

0 Kudos
1 Reply
Registered: ‎10-03-2019

Re: IP Interator referencing issue

This issue is now resolved.

It appears that Vivado does not like having a verilog module instantiated within another verilog module AND instantiated as a separate instance in a bd. I resolved the issue by creating a separate veriliog module: module_name_bd.v. I used module_name.v when instantiating it withing another module and module_name_bd.v when instantiating it directly in the bd. A bit of a nuicance from a source management perspective but the errors went away...

If anyone disagrees that this is an issue with block designs in IP integrator please let me know.



0 Kudos