UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor jjoser
Visitor
4,212 Views
Registered: ‎04-18-2011

If I update User_logic in XPS how can I program it in ISE 13.1

Hello,

 

I created a new PCore in XPS and changed the vhdl user_logic after the implementation. Now I was wondering how I can update my user_logic which I open in XPS, so that I can program the FPGA with the new logic in ISE.

Could you please told me if there is a faster way than running the Synthesize, Implement Design and Generate Programming File again.

 

Thanks in advance

JJ

 

 

0 Kudos
3 Replies
Scholar austin
Scholar
4,206 Views
Registered: ‎02-27-2008

Re: If I update User_logic in XPS how can I program it in ISE 13.1

jj,

No, there is no "faster way." If changes are made to the RTL source (VHDL, or verilog), you must synthesis the new hardware, place and route it, check timing, and generate a new bitstream.
Austin Lesea
Principal Engineer
Xilinx San Jose
0 Kudos
Visitor jjoser
Visitor
4,199 Views
Registered: ‎04-18-2011

Re: If I update User_logic in XPS how can I program it in ISE 13.1

OK Thanks.

 

I also was wondering if there is a tool/button which I can use that the ISE detect the changes in the user_logic.vhd?

That refresh the wrapper so I have to rerun it.

 

thanks

jj

0 Kudos
4,193 Views
Registered: ‎07-06-2008

Re: If I update User_logic in XPS how can I program it in ISE 13.1

0 Kudos