UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer ayhamzedan
Observer
3,778 Views
Registered: ‎08-04-2016

Integrating a VHDL IP (Only VHDL code) to an already existing comprehensive XMP on PlanAhead

I am trying to add my VHDL code directly to a system that I have from a bigger project, but after I add the source VHDL to PlanAhead, I get stuck I and I dont know how to add connect the ports to the already existing arm_system.xmp. The core doesn't appear in the Xilinx Platform Studio SDK when I open it to connect the ports.

I would really appreciate any resources on doing that.

0 Kudos