11-17-2015 07:28 AM
I have PCIe bridge that has data bus 256bit connected to BRAM ctrl slave which has 128 bit bus width using interconnect.
Im trying to send a read transaction from master to slave and read addres 5000_0000.
(Slave is mapped to address space 5000_0000-5000_3FFF).
The transaction in master side is with ARSIZE=3 (meaning using only 64 bit) butI see the interconnect is returning
RRESP=3 meaning decode ERROR.
Can you help me understand why?
11-17-2015 09:49 AM
For slave errors, I always start by checking the addressing. What address is being requested of the interconnect (i.e. capture the whole request with an ILA)? Does that address map to the slave you expect in Vivado address editor?
11-18-2015 02:51 AM
Yes I captured all request in ILA, I see the Master request address 'h5000_0000.
That address is declared in the address editor in the Vivado.
Attached address editor snapshot and chip scope waves.
11-18-2015 11:34 PM
It seems RRESP is going '3' even before the read request but this is for sure the first read in this run!
Can you help me understand the reason for that?
Thank you so much!
11-22-2015 02:32 AM
I realy need your help!
It seems interconnect is returning RRESp=3 (DECERR) after this read and I cant undertstand why!
I attached the update snapshot.
I will really appriciate your help..