UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Scholar beandigital
Scholar
5,261 Views
Registered: ‎04-27-2010

Isuue with AXI address size in Vivado packager

I am trying to package an IP that has 4 AXI ports (2 read and 2 write). The address size is 32-bit and the bus is 64-bit. But when I look in the packager it thinks that the write are 64-bit. See belowUntitled.png 

Here is the ports

Untitled.png

Have I overlooked something?

Thanks

0 Kudos