UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor spman2
Visitor
2,467 Views
Registered: ‎01-01-2013

MIG help please

Hi

I have created a controller for DDR3 with the MIG. MIG output folders are example_design and user_design. according to MIG report :

"

   - example_design:
        This folder includes the design with synthesizable test bench.

   - user_design:
        This folder includes the design without test bench modules.

"

But actually i don't see any important difference between these folders except the name of some files! The top module of both folders have instantiated the controller and the traffic generator for testing. So which module is appropriate for start of my design?! Both are too complicated that i can't use in my design!
Any hint please?

Thanks in advance

Tags (3)
0 Kudos