UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
665 Views
Registered: ‎05-01-2017

Mix IP and VHDL - newbie question

 

Can someone point me at the best docs to read to mix hand coded VHDL with IP block designs?

 

I'm  exploring vivado to see how it all hangs together -

What I'm trying to do is a simple mix by loading a half adder from a VHDL file

and connect it to a simple clock wizard output. (no reason - I'm just trying to keep it simple)

 

I can load the VHDL no problem and create the clock from IP but can't yet see how

to wire it up.

 

thanks

 

0 Kudos
3 Replies
Scholar dpaul24
Scholar
649 Views
Registered: ‎08-07-2014

Re: Mix IP and VHDL - newbie question

@john321,

 

I can load the VHDL no problem and create the clock from IP but can't yet see how to wire it up.

 

Expose all the ports of an IP, use it as a module.

Write a top level wrapper in which you hand instantiate and connect the IP blocks and your self-written VHDl/Verilog modules.

--------------------------------------------------------------------------------------------------------
FPGA enthusiast!
--------------------------------------------------------------------------------------------------------
0 Kudos
Highlighted
Adventurer
Adventurer
618 Views
Registered: ‎05-01-2017

Re: Mix IP and VHDL - newbie question

Thanks dpaul

 

I'm not sure how to do this yet - I'm not clear about much in Vivado as yet.

(what a module is - when wrappers are needed - exposing IP ports are all new

 to me so far - give me another week ... ) 

 

What I have made work is to package up my (now) full adder as an IP

and start the design that way (IE write some VHDL - turn it into an IP and use it)

I have a black box issue but at least I moved on and learned some new things.

 

I expect your solution is the correct one which I'll come back to when I understand more.

 

I would have thought there would be a tutorial for connecting hand coding to IP somewhere?

I haven't found one though.

 

john

 

 

0 Kudos
607 Views
Registered: ‎01-22-2015

Re: Mix IP and VHDL - newbie question

@john321

 

Inserting Vivado IP into your project is the same as inserting one VHDL component into another VHDL component.  That is, you simply declare it and instantiate it.  

 

How do you declare/instantiate IP?   Well, the "Instantiation Template" that comes with the IP tells all.  In the screen-shot below from Vivado v2017.3, you will see I have a clock-module IP called CLK_GEN2.   One of the folders under CLK_GEN2 is is called "Instantiation Template" and inside this folder is a text file called CLK_GEN2.vho.  Just double click the .vho file in your project and it will open and tell you everything about declaring/instantiating the IP.

 

instantiation_template.jpg

 

Cheers,

Mark

0 Kudos