UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Participant baf2099
Participant
3,881 Views
Registered: ‎03-17-2017

Package a block diagram with RTL module reference?

Jump to solution

Is it possible to package a block diagram with RTL module references in it? I ask because I don't see anything to the contrary in the Xilinx documentation, however I tried to do exactly this and received the following error...

 

[IP_Flow 19-4639] Packaging block design '<>' with a module reference '<>' is not supported in this release.

0 Kudos
1 Solution

Accepted Solutions
Participant baf2099
Participant
7,196 Views
Registered: ‎03-17-2017

Re: Package a block diagram with RTL module reference?

Jump to solution

My question has been sufficiently answered here...

 

 

https://forums.xilinx.com/t5/Design-Tools-Others/Problem-with-simple-IP-Creation-Module-Reference-not-supported/m-p/755940

 

...Unfortunately, the answer was it is NOT currently possible in Vivado 2016.4. Would like to see this capability added though.

0 Kudos
3 Replies
Participant baf2099
Participant
7,197 Views
Registered: ‎03-17-2017

Re: Package a block diagram with RTL module reference?

Jump to solution

My question has been sufficiently answered here...

 

 

https://forums.xilinx.com/t5/Design-Tools-Others/Problem-with-simple-IP-Creation-Module-Reference-not-supported/m-p/755940

 

...Unfortunately, the answer was it is NOT currently possible in Vivado 2016.4. Would like to see this capability added though.

0 Kudos
Participant dave74321
Participant
1,794 Views
Registered: ‎09-29-2016

Re: Package a block diagram with RTL module reference?

Jump to solution

It still does not seem possible (Vivado 2017.4.1)

 

Is sorting this on the Xilinx to-do list?!

0 Kudos
Xilinx Employee
Xilinx Employee
1,733 Views
Registered: ‎07-22-2008

Re: Package a block diagram with RTL module reference?

Jump to solution

Yes, this should be available in Vivado 2018.1.  i just ran a test case and my BD packaged fine with an RTL module in a recent internal build.

0 Kudos