UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer chika
Observer
197 Views
Registered: ‎05-25-2019

Partition Definition on Custom IP inside block diagram

Jump to solution

Hi All,

im getting really confused how to add custom ip inside a block diagram and then make it reconfiguratble? if i right click on a custom IP in the sources window and click "Create partition Definition" it brings up the error message below. I cannot wrap it in a HDL wrapper, (or how do i wrap it when it is in a block design?).. i know there is a mention of not being able to make IP reconfigurable.. but i dont understand how to make custom IP reconfigurable?

Untitled.jpg

 

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
126 Views
Registered: ‎02-27-2019

回复: Partition Definition on Custom IP inside block diagram

Jump to solution

This is OK:
             Top
               .
              +...your module(RM)
               .
              +...block design
                          .
                         +...other IP
This is NOT OK:
            Top
              .
             +...block design
                         .
                        +...your module(RM)
                         .
                        +...other IP

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
学到的就要教人,赚到的就要给人——互助互利^.^
-------------------------------------------------------------------------
9 Replies
Xilinx Employee
Xilinx Employee
180 Views
Registered: ‎02-27-2019

回复: Partition Definition on Custom IP inside block diagram

Jump to solution

Hi @chika ,

In fact, defining reconfigurable partitions has limitaions. Please refer to https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_1/ug909-vivado-partial-reconfiguration.pdfpage 52.

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
学到的就要教人,赚到的就要给人——互助互利^.^
-------------------------------------------------------------------------
0 Kudos
Observer chika
Observer
174 Views
Registered: ‎05-25-2019

回复: Partition Definition on Custom IP inside block diagram

Jump to solution

Thanks @yangc . i have seen this page. So i guess the question is then: how do i bolt my custom IP onto a wrapper that contains a block diagram for the rest of my design.. and then make "my IP" configurable ?

0 Kudos
Xilinx Employee
Xilinx Employee
167 Views
Registered: ‎02-27-2019

回复: Partition Definition on Custom IP inside block diagram

Jump to solution

Please refer to https://forums.xilinx.com/t5/Vivado/Module-with-Block-Designs-type-of-sources-in-its-hierarchy/m-p/959895.

 

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
学到的就要教人,赚到的就要给人——互助互利^.^
-------------------------------------------------------------------------
0 Kudos
Observer chika
Observer
161 Views
Registered: ‎05-25-2019

回复: Partition Definition on Custom IP inside block diagram

Jump to solution

k so let me get this straight.. "Block Diagrams cannot be set as RMs." so.. if i want to plug my IP.. even if i used HDL source only .. and connected it inot an AXI interconnect.. that is part of a higher block diagram.. i cannot do this??

0 Kudos
Observer chika
Observer
160 Views
Registered: ‎05-25-2019

回复: Partition Definition on Custom IP inside block diagram

Jump to solution

sorry type ' Modules within  Block Diagrams cannot be set as RMs" .. 

0 Kudos
Xilinx Employee
Xilinx Employee
143 Views
Registered: ‎02-27-2019

回复: Partition Definition on Custom IP inside block diagram

Jump to solution

What's meaning of higher block diagram? You can't set any modules as RM in block design. But if your module outside connect with block design , it(your module) can be set as RM.

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
学到的就要教人,赚到的就要给人——互助互利^.^
-------------------------------------------------------------------------
0 Kudos
Observer chika
Observer
138 Views
Registered: ‎05-25-2019

回复: Partition Definition on Custom IP inside block diagram

Jump to solution

Ok so:

 

This is OK:

--> Module --> block degisn --> other IP

 

This is NOT OK:

--> block design --> other IP + module

 

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
127 Views
Registered: ‎02-27-2019

回复: Partition Definition on Custom IP inside block diagram

Jump to solution

This is OK:
             Top
               .
              +...your module(RM)
               .
              +...block design
                          .
                         +...other IP
This is NOT OK:
            Top
              .
             +...block design
                         .
                        +...your module(RM)
                         .
                        +...other IP

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
学到的就要教人,赚到的就要给人——互助互利^.^
-------------------------------------------------------------------------
Observer chika
Observer
113 Views
Registered: ‎05-25-2019

回复: Partition Definition on Custom IP inside block diagram

Jump to solution

Ok thankyou.

0 Kudos