UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
661 Views
Registered: ‎10-15-2018

Problem importing ReedMullerBasis_LUT_sp_r11_d32 from ISE to Vivado

Jump to solution

Hi,

We are porting a project from ISE to Vivado.

The project uses LogicCore IP - ReedMullerBasis_LUT_sp_r11_d32

When I try to import it into Vivado, I get an error-

[Project 1-160] Problems encountered while importing IP 'blk_mem_gen_v7_3'. Fail reasons:-

Failed to import IP '/home/saiuser/Documents/BhawandeepSIngh/XilinxISE/Projects/pusch_original/Source/virtex6_lib/ReedMullerBasis_LUT_sp_r11_d32/blk_mem_gen_v7_3.xco'. Import is not supported for this IP.

What am I doing wrong here ?

Thanks and sincerely

Bhawandeep Singh

 

0 Kudos
1 Solution

Accepted Solutions
628 Views
Registered: ‎11-07-2018

Re: Problem importing ReedMullerBasis_LUT_sp_r11_d32 from ISE to Vivado

Jump to solution

Hello Bhawandeep,

When importing from ISE to Vivado the definitions don't get transferred. You will have to do the following steps on Vivado.

1 Go to Project Settings.

2. The General Setting Window will have a section for Language Options.

3. Click on "..." of the Verilog Options.

4. A new window will pop up. 

5. Under Defines click the + button and add FPGA in the Name tab. 

6. Apply the new settings and synthesis the project.

The errors will be solved using the steps above. 

 

Hope this helps.

-Vanshika 

2 Replies
629 Views
Registered: ‎11-07-2018

Re: Problem importing ReedMullerBasis_LUT_sp_r11_d32 from ISE to Vivado

Jump to solution

Hello Bhawandeep,

When importing from ISE to Vivado the definitions don't get transferred. You will have to do the following steps on Vivado.

1 Go to Project Settings.

2. The General Setting Window will have a section for Language Options.

3. Click on "..." of the Verilog Options.

4. A new window will pop up. 

5. Under Defines click the + button and add FPGA in the Name tab. 

6. Apply the new settings and synthesis the project.

The errors will be solved using the steps above. 

 

Hope this helps.

-Vanshika 

Visitor shanep1
Visitor
517 Views
Registered: ‎08-24-2018

Re: Problem importing ReedMullerBasis_LUT_sp_r11_d32 from ISE to Vivado

Jump to solution

Thanks for the help everyone, i was following this thread as i too had similar issues and needed a solution and now i have one thanks to you guys.

 

Regards,

Shane.

0 Kudos