We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Participant barrygmoss
Registered: ‎03-20-2018

Protoinst file keeps getting added to File Groups during IP packaging

Every time I package my design, I keep getting a .protoinst file added to the simulation groups, which throws a warning:

[IP_Flow 19-4308] Project file 'c:/Redlen/ODMB_vfp/ODMB_vfp.srcs/sources_1/bd/vfp_axi_interconnect/sim/vfp_axi_interconnect.protoinst' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.

Any idea why this is happening and how to avoid it? I'm not even sure what a protoinst file is, but it shouldn't be required to package the design. 

Currently I am deleting the file before I package everytime, but this is getting time consuming. 


0 Kudos