Systemverilog to Verilog translation

[boffin]

I have a code block (multiple files) in Systemverilog. I am using the Xilinx tool flow that does not understand SystemVerilog (an old part). Is there a tool (or a rule book) I can use to convert the SystemVerilog to standard Verilog-2001 code ?

[hj · Accepted solution]

Hi Boffin,

There is no such xilinx tool which convert the system verilog file to verilog file.You have to manually change the code.

If you want to run system verilog file then use vivado.It supports system verilog.

Thanks

--------------------------------------------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------------------------------------------

[vemulad]

Hi Rahul,

If your query is answered, please mark the thread as solved.

Regards,

Deepika.

[avrumw]

The third party synthesis tools (Mentor Precision and Synopsys Synplify) both support SystemVerilog, and (I am pretty sure) will target any device, including very old ones. Once the design is synthesized, the resulting edif netlist can be imported into the ISE implementation tools - it is irrelevent at that point whether the edif came from Verilog, SystemVerilog or VHDL RTL files.

Avrum