UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Participant aoliveri2
Participant
4,799 Views
Registered: ‎07-21-2016

Unhide clock and reset in vivado diagram

Jump to solution

How is it possible to unhide reset and clock signals when a connection is made in a block design? 

 

 HiddenResetSignalsExample.png

0 Kudos
1 Solution

Accepted Solutions
Participant aoliveri2
Participant
9,333 Views
Registered: ‎07-21-2016

Re: Unhide clock and reset in vivado diagram

Jump to solution

If you go to the Design Tab and expand the Nets folder, you can find a signal, right-click, Disconnect...  If the signal is completely disconnected, it will reappear on the ip core block in the diagram again. This would most likely be undesirable in the case of clocks and reset outputs/drivers.

 

The original intent was to connect a reset input to another source.  To do so do the Disconnect.  It should reappear on the block.  Right-click the input just disconnected then Connect...  select the new source for the input signal.

 

 

0 Kudos
1 Reply
Participant aoliveri2
Participant
9,334 Views
Registered: ‎07-21-2016

Re: Unhide clock and reset in vivado diagram

Jump to solution

If you go to the Design Tab and expand the Nets folder, you can find a signal, right-click, Disconnect...  If the signal is completely disconnected, it will reappear on the ip core block in the diagram again. This would most likely be undesirable in the case of clocks and reset outputs/drivers.

 

The original intent was to connect a reset input to another source.  To do so do the Disconnect.  It should reappear on the block.  Right-click the input just disconnected then Connect...  select the new source for the input signal.

 

 

0 Kudos