UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer lasthorizon711
Observer
686 Views
Registered: ‎07-31-2018

Using VHDL packages in a SystemVerilog file

Hi all, 

I have a design that is using mixed language design entry. Part of the design requires the propagation of a number of settings. These settings are defined in a VHDL package file as the record type. I wish to include these in my system verilog files without having to do the conversion to the SV struct type manually (hence including additional SV package files). Is this possible in Vivado 2018?

 

Cheers 

 

0 Kudos
2 Replies
Teacher xilinxacct
Teacher
624 Views
Registered: ‎10-23-2018

Re: Using VHDL packages in a SystemVerilog file

@lasthorizon711

check this out... " You can't use a VHDL package inside Verilog directly." ... https://forums.xilinx.com/t5/General-Technical-Discussion/call-vhdl-package-in-verilog/td-p/566899

Please mark as 'solution accepted' to close the issue.

0 Kudos
Explorer
Explorer
592 Views
Registered: ‎07-18-2018

Re: Using VHDL packages in a SystemVerilog file

Is this true for SV as well? I would imagine so, but if System Verilog supported that, It would be very helpful.

0 Kudos