UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie driftdone
Newbie
5,489 Views
Registered: ‎10-15-2011

VHDL incomplete port maps

Hey guys,

 

In my design process I decided to create a generic component with 3 vector inputs and 3 vector outputs that can do the same operation in paralel.

 

My problem is that some times I only need 1 of those inputs/outputs and I am not very sure how to implement that.

Can I use the original component and map just the inputs/outputs that are of interest for me?

 

generic component

 

component generic_component
	port (
	 in_a : in std_logic_vector(32 downto 0);
	 out_a : out std_logic_vector(32 downto 0);
	 in_b : in std_logic_vector(32 downto 0);
	 out_b : out std_logic_vector(32 downto 0);
	 in_d : in std_logic_vector(32 downto 0);
	 out_d  : out std_logic_vector(32 downto 0);
	);
end component;

 normal port map

	GENERIC_MAP: generic_component port map (
 in_a => sign1,
out_a =>sign2,
in_b =>sign3,
out_b =>sign4,
in_d =>sign5,
out_d  =>sign6);

wished port map

GENERIC_MAP: generic_component port map (
in_a => sign1,
out_a =>sign2);

 

0 Kudos
2 Replies
Explorer
Explorer
5,473 Views
Registered: ‎07-24-2011

Re: VHDL incomplete port maps

Yes you can do that with named port mapping. You can also use the keyword "open".

0 Kudos
Teacher rcingham
Teacher
5,457 Views
Registered: ‎09-09-2010

Re: VHDL incomplete port maps

Also, you may find it helpful to give default values to the input ports.

------------------------------------------
"If it don't work in simulation, it won't work on the board."
0 Kudos