cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
silverace99work
Adventurer
Adventurer
575 Views
Registered: ‎03-04-2018

[Vivado 18.2] File replacement bug treats .sv files as .v

Not sure this is the right subsection but I didn't see any better choice.

I'd like to report a tool bug. There is an option in the GUI to replace an existing verilog source file with a different file. When replacing a legacy verilog .v file with a SystemVerilog .sv file, it appears that the tool doesn't switch context to SystemVerilog. It parses the .sv file as .v and so you will get errors such as the tool not understanding what the "logic" type is.

2 Replies
rshekhaw
Xilinx Employee
Xilinx Employee
516 Views
Registered: ‎05-22-2018

Hi @silverace99work ,

I guess the Replace By switch only helps with replacing the files specific to one language.

For instance for verilog file, you can replace it by (.v,.vf,.verilog,.vr,.vg...etc):

addervwerilogCapture.JPG

While if you allow it for all files then you have to mannuly set the fileset.

Thanks,

Raj

0 Kudos
silverace99work
Adventurer
Adventurer
473 Views
Registered: ‎03-04-2018

@rshekhaw yes that seems to be what it is doing, but the tool should be able to handle that. Instead it drops it on the floor which is why I'm suggesting that it is a bug.

0 Kudos