UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor gmehn
Visitor
298 Views
Registered: ‎11-06-2018

Vivado 2018 connect a 7bit bus to 7 pins

I want to connect a b c d e f g pins to the bus Seg0[7:0] on Vivado, see the joined file

Thanks for Help

Unbenannt.PNG
0 Kudos
1 Reply
Teacher xilinxacct
Teacher
282 Views
Registered: ‎10-23-2018

Re: Vivado 2018 connect a 7bit bus to 7 pins

I am 'guessing' from the picture that the issue is you are trying to connect a single std_logic (a, b, c...) to a 'bus' of std_logic (seg0, seg1, ...)... I suspect what you really wanted was not to define the seg# as busses, but single std_logic values (a single pin in a bus), then you should be able to port map/connect them.

Hope that helps

 

0 Kudos