cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
JP
Visitor
Visitor
1,013 Views
Registered: ‎06-10-2020

Xilinx Vs Xilinx ISE

What is the difference between Xilinx Vs Xilinx ISE in terms of the tool algorithm for synthesis?

Thank you

0 Kudos
11 Replies
u4223374
Advisor
Advisor
988 Views
Registered: ‎04-26-2015

Xilinx is a company. Xilinx ISE is software made by Xilinx.

JP
Visitor
Visitor
940 Views
Registered: ‎06-10-2020

Thank you. Is Xilinx 12.1 version and Xilinx ISE version gives you the same result for the same Verilog code? if not why?

0 Kudos
bruce_karaffa
Scholar
Scholar
928 Views
Registered: ‎06-21-2017

Xilinx is a company, not software.  Xilinx has no version.  Xilinx ISE is software that is used for design of older FPGAs.  Xilinx ISE 12.1 is a fairly old version of this software.  Xilinx ISE14.7 is the newest version of ISE.  For newer FPGAs (7 series and Ultrascale) use Vivado.

JP
Visitor
Visitor
921 Views
Registered: ‎06-10-2020

Okay, I agreed with your answer, and thanks. My question is Whether Xilinx 12.1 and Xilinx ISE tool give the same results or different results for the same Verilog COde?

Thank you

0 Kudos
bruce_karaffa
Scholar
Scholar
914 Views
Registered: ‎06-21-2017

One more time.  Xilinx is a company.  They can sell you an FPGA.  They can sell you a board with an FPGA.  They can sell you software to develop FPGA designs.  They can provide you with free versions of that software, whether ISE or Vivado.  Xilinx, as a company will do nothing with verilog for you.  It is the software, either ISE or Vivado that can synthesize verilog, then place and route the synthesized design into the Xilinx FPGA you are using.

drjohnsmith
Teacher
Teacher
910 Views
Registered: ‎07-09-2009

Different versions of tools give different results.

Its in many ways, down to the tools getting better with time, but other thigns affect the results,

What matters, is that the tools meet your constraints .

Provided you have constraints, and they have been meet, then the design is good,
<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
JP
Visitor
Visitor
900 Views
Registered: ‎06-10-2020

Thanks for your answer

I need a little bit elaborate answer why Xinlix 12.1 and Xilinx ISE 14.2 give a different result for the same Verilog HDL code even both belong to the Xilinx family?

Thank you

0 Kudos
drjohnsmith
Teacher
Teacher
844 Views
Registered: ‎07-09-2009

Whats the problem with two results from the same source,

   provided they both meet constraints ?

 

If you could elaborate on the need, then may be some one could help more ,

 

 

<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
0 Kudos
JP
Visitor
Visitor
827 Views
Registered: ‎06-10-2020

I designed an FIR filter (Verilog HDL) and Synthesized through two Xilinx FPGA family i.e) Xilinx 12.1 & Xilinx ISE 14.2. Both tools give different answers in terms of LUT, Slices/Registers, BEL. So may I know why both tools give different results in terms of LUT, Slices/Registers, BELfor the same FIR filter source?

Thank you

0 Kudos
drjohnsmith
Teacher
Teacher
810 Views
Registered: ‎07-09-2009

Its totally expected for there to be different resources etc on different tools.

Fundamental, the tools work till they meet your regiments and then stop.

Amongst many other things, such as new chip information, as tools mature, their optimisation algorithms get better,

   Remember the tools do not implement your design as is, they implement the functionality you describe. 

      The tools also do things like register duplication, register push back / forward, again the algorithms change as the tools mature.

Provided you have constraints, and the tools meet your constraints, then all is fine.

   

( I have seen a design which had no constraints, just built and then tried on hardware. It worked and they shipped. Came to do a modification two year later, and they could not get the design to work on hardware, as they were just relying upon luck )

 

 

 

 

<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
JP
Visitor
Visitor
721 Views
Registered: ‎06-10-2020

THANK YOU SO MUCH FOR YOUR DETAILED EXPLANATION

0 Kudos