cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
537 Views
Registered: ‎08-22-2019

Xilinx virtex ll XC2VP20 FF1152

Jump to solution
Hi xilinx team. We have a retired FPGA board which we suppose to troubleshoot issue and fix the problem. This former board consists virtex ll FPGA in it. I just wanted to test the FPGA for that I feel i have to write a code in an ISE design suit! But when I am about to create a new project and about to select the FPGA I can't see this device. Should I have to add library files for this ? If yes how can I do this ? And from where can I download the library files? Thanks and regards.
0 Kudos
1 Solution

Accepted Solutions
Highlighted
497 Views
Registered: ‎01-22-2015

@mubasheerahmed_12 

Here are some references to go along with what u4223374 has already told you.

As shown in AR#15938, ISE 10.1 is latest tool which supports Virtex II.

https://www.xilinx.com/support/answers/15938.html

Operating systems that support ISE 10.1 are shown in AR#18419.

https://www.xilinx.com/support/answers/18419.html

ISE downloads are at:

https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/archive-ise.html

 

View solution in original post

Tags (1)
8 Replies
Highlighted
511 Views
Registered: ‎06-21-2017

What ISE version and operating system.  The Windows 10 version of ISE only supports Spartan 6.  You may need to get a Windows 7 or linux PC or a virtual machine for your Win 10 PC.  I think that I heard Xilinx will come out with an expanded Windows 10 ISE version but I don't know if it is true or when that may happen.

Highlighted
Advisor
Advisor
506 Views
Registered: ‎04-26-2015

You'll need to use ISE 10.1 for this FPGA. Luckily, the free WebPack version should support this chip. The bad news is that the newest OS it's supported on is Windows Vista.

Highlighted
498 Views
Registered: ‎01-22-2015

@mubasheerahmed_12 

Here are some references to go along with what u4223374 has already told you.

As shown in AR#15938, ISE 10.1 is latest tool which supports Virtex II.

https://www.xilinx.com/support/answers/15938.html

Operating systems that support ISE 10.1 are shown in AR#18419.

https://www.xilinx.com/support/answers/18419.html

ISE downloads are at:

https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/archive-ise.html

 

View solution in original post

Tags (1)
Highlighted
Adventurer
Adventurer
460 Views
Registered: ‎08-22-2019
Thank you for the response, I am going to download 10.1 version and going to install Windows Vista or XP by replacing windows 10 is it fine ? And another question, In this board there are proms buffers clocks and clock synthesizers are connected I just wanna test FPGA by toggling some IOs of it, so my question is if I am writing a code only to toggle my IOs which are left out as a spare, how about those pins which are connected to the peripherals above I mentioned for which I am not targeting in my code . Will those devices get infected?.
0 Kudos
Highlighted
427 Views
Registered: ‎01-22-2015

@mubasheerahmed_12 

Thank you for the response, I am going to download 10.1 version and going to install Windows Vista or XP by replacing windows 10 is it fine ?

It may be difficult to find a legal copy of Windows Vista or Windows XP.  –and, it may be difficult to install it on some of the newer PCs.  However, if you can install one of these operating systems then you should also be able to install and run ISE v10.1.

 

…how about those pins which are connected to the peripherals above I mentioned for which I am not targeting in my code.

Xilinx document DS031 (datasheet for Virtex-II) says in (Module 2 of 4, pg5), “Prior to configuration, all outputs not involved in configuration are forced into their high-impedance state. The pull-down resistors and the weak-keeper circuits are inactive. The dedicated pin HSWAP_EN controls the pull-up resistors prior to configuration.”    Normally (you'll have to check for ISE v10.1), the state of unused pins after configuration is determined by the unused pin BitGen option as described in the following post. 

https://forums.xilinx.com/t5/Spartan-Family-FPGAs-Archived/Defualt-IO-states/m-p/163994#M12179

Highlighted
Adventurer
Adventurer
417 Views
Registered: ‎08-22-2019
Hi. Thank you once again sir. I will check those documents. Thanks for always helping.
0 Kudos
Highlighted
Adventurer
Adventurer
312 Views
Registered: ‎08-22-2019

markg@prosensing.comHi sir. 

i need your help regarding this FPGA.

i tried downloading the tool which you given above with link but I cant install this. after unpacking while installing it is me registration key and I don't know where I can find the key for this.

can you help me out how to install it please. thank you.

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
286 Views
Registered: ‎08-13-2007

Have you seen this:

https://www.xilinx.com/support/answers/44015.html (Install - Where do I obtain a registration code for an older ISE Design Suite version?)

 

Cheers,

bt

Tags (1)