Welcome to the Design Entry Community Forum. This community should serve as a resource to ask and answer questions related to Xilinx tools for Design Entry and management, including Vivado™ IP Catalog, IP packager, Project Navigator™, Core Generator™, Schematic Entry, and other related topics.
Design Entry solutions are used for generations and many resources are available to help design and debug. Please follow these steps to most efficiently find your answer:
- 1. Search this community for your question/issue
- 2. Reference the sticky note topic for resources including documentation, known issues, debug guide, and frequently asked questions
- 3. Post your question – leverage the vast community knowledge and the many Xilinx experts available on this board for help with your specific question
Most Recent Threads
Before you post, please read our Community Forums Guidelines or to get started see our Community Forum Help.
