UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
02-06-2019 11:24 AM
When I generate a wrapper for my block diagram design, the wrapper is in verilog, despite the target language being set to vhdl. It looked like the "generate_target" command is what get's run when one right clocks in vivado to "Create HDL Wrapper.."
All the cores and everything lower in the hierarchy is generated in VHDL, but the wrapper in in Verilog. What gives.
02-06-2019 12:09 PM
I figured it out. I think there was an existing .verilog file from the first time I generated it, before changing the target language to vhdl. To get vivado to generate the VHDL file, I deleted the verilog file FROM DISK, amd thereafter the wrapper was generated in vhdl.
02-06-2019 12:09 PM
I figured it out. I think there was an existing .verilog file from the first time I generated it, before changing the target language to vhdl. To get vivado to generate the VHDL file, I deleted the verilog file FROM DISK, amd thereafter the wrapper was generated in vhdl.