UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor fanios
Visitor
3,924 Views
Registered: ‎05-24-2011

floating point comparator

Hi.

I want a use a comparator for floating point signals.

i have made the ip core and i see that the output is (0 downto 0).

Does anyone know how comparator work?

 

thanks in advance.

 

Tags (1)
0 Kudos
1 Reply
Adventurer
Adventurer
3,908 Views
Registered: ‎11-12-2009

Re: floating point comparator

The data sheet for the core will tell you that the result of a comparison is obviously boolean and so the result only needs to be 1bit, 1=true, 0=false.

 

signal a : std_logic_vector(0 downto 0) := "0";    

 

is the same functionally as

 

signal a: std_logic := '0';

 

Syntactically VHDL will complain about different types but it's the same thing functionally, just access it via a (0 downto 0) signal.

0 Kudos